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Abstract—In Part I of this paper, we have shown how
to calculate the thermal noise voltage variances in switched-
capacitor (SC) circuits using operational transconductance ampli-
fiers (OTAs) with capacitive feedback by using the extended Bode
theorem. The method allows a precise estimation of the thermal
noise voltage variances by simple circuit inspection without the
calculation of any transfer functions nor integrals. While Part I
focuses on SC amplifiers and track & hold circuits, Part II shows
how to use the extended Bode theorem for SC filters. It validates
the method on the basic integrator and then on a first-order
low-pass filter by comparing the analytical results to transient
noise simulations showing an excellent match.
Index Terms—SC circuits, thermal noise, kTC, sampled noise,
Bode theorem, Track-and-hold, SC amplifier, SC filter, SC
integrator.
I. INTRODUCTION
An important class of switched-capacitor (SC) circuits are
filters. They take advantage of the fact that the frequency
characteristic only depends on capacitance ratios which turn
out to be very accurate tanks to the excellent matching of
capacitors and can be tuned by changing the clock frequency
[1]. The calculation of noise in SC filters has always been
difficult because SC circuits are linear time varying systems
(LTVS) and therefore the noise calculation based on noise
power spectral density (PSD) and transfer functions is tedious
and impractical [2]. Actually, most often the designer is not
that much interested in the PSD, but rather the total noise
power in the Nyquist band (from 0 to half the sampling
frequency). In the early days, before advanced circuit simula-
tors were available, specific tools were developed to calculate
the PSD and the noise variance [3], but they remained very
complex and could not be used for simple hand calculation.
Modern circuit simulators allow to compute noise for example
in the time domain using transient noise analysis [4]. However,
they don’t provide simple analytical expressions of the noise
voltage variance in order to optimize the SC filter noise.
Part I demonstrated how the original Bode theorem, which
is only valid for passive circuits, can be extended to active
SC circuits made of capacitors, switches and operational
transconductance amplifiers (OTAs) with capacitive feedback.
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It showed how the thermal noise voltage variance at any port of
the SC circuit can be evaluated within each phase simply using
three equivalent capacitances extracted by simple inspection
from three different equivalent circuits. The methodology has
then been applied to SC amplifiers and track & hold circuits
and extensively validated with transient noise simulation. This
Part II of the paper shows how the extended Bode theorem
can also be applied to SC filters realized with OTAs. The
main difference between the examples of Part I and SC filters
is the fact that the virtual ground voltage controlling the OTA
output current is now depending on several input voltages in
addition to the OTA output voltage. Fortunately, in SC filters
the contribution of these other voltage is much smaller than
that of the OTA output voltage. Thanks to this property, it
will be shown below that the extended Bode theorem can be
applied.
The paper starts in Section II with a qualitative description
of the various noise mechanisms found in SC filters and shows
how the extended Bode theorem can also be used for SC
filters. Section III presents its application to several practical
examples starting with a passive first-order low-pass (LP)
filter, then a stray-insensitive integrator, followed by an active
OTA-based first-order LP filter. The calculated noise in each
case is compared with transient noise simulations showing an
excellent match.
II. NOISE MECHANISMS IN SC FILTERS
In this Section, we will recall the different noise mecha-
nisms appearing in SC filters based on the stray-insensitive
SC integrator shown in Fig. 1 as part of a larger SC filter. The
integrator is made of an OTA having a transconductance Gm,
a feedback (or integrating) capacitor C, a switched-capacitor
C1 and an eventual capacitor C2 always connected to the
virtual ground. It is assumed that this SC filter uses two non-
overlapping phases Φ1 and Φ2 which allows for the switches to
be represented by toggle switches as shown in Fig. 1. It is also
assumed that the OTA is ideal (in particular has infinite voltage
gain and zero offset voltage) and that the circuit fully settles
in each phase (RonC  T/2 and Ceq/Gm  T/2 where
Ceq is the equivalent capacitance accounting for the feedback).
During each phase, the SC integrator operates as a continuous-
time circuit. The noise is generated from the noise sources
in the OTA and the switches. During the sampling phase Φ1
(shown in Fig. 1a), the noise voltage across the sampling
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(b) SC integrator during phase Φ2.
Fig. 1: SC integrator as part of a general SC circuit [5].
capacitor C1 is sampled at the end of phase Φ1, freezing a
noise charge Qn|Φ1 on C1, which will be transferred to the
integrating capacitor C during the next phase Φ2. At the end
of phase Φ2 (shown in Fig. 1b), not all of the charge stored
on C1 are transferred to the integrating capacitor C. Indeed,
assuming that the OTA has infinite gain and has enough time
to settle during phase Φ2, the voltage across C1 at the end
of phase Φ2 should ideally be zero leaving no charge on
C1. However, because of the noise voltages coming from the
switches and the OTA, the voltage across C1 at the end of
phase Φ2 is not zero, leaving some random charge on C1 that
are not transferred to C. Because of charge conservation at
the virtual ground node of the OTA, the random charge left on
C1 induces a random charge transfer error Qn|Φ2 on capacitor
C. The noise charge sampled on C1 at the end of phase Φ1
and transferred to the integrating capacitor C during phase Φ2
and the charge transfer error on the integrating capacitor due
to the noise voltage across C1 at the end of phase Φ2, can
be modeled by a noise charge injector as shown in Fig. 1b,
injecting a noise charge Qn at the end of phase Φ2. The noise
charges Qn|Φ1 and Qn|Φ2 are uncorrelated and the variance
of the noise charge Qn injected into the virtual ground is
therefore the sum of the variances of the noise charge due to
the different noise sources active in each phase (switches and
OTAs) and sampled at the end of phases Φ1 and Φ2
Q2n = Q
2
n
∣∣
Φ1
+ Q2n
∣∣
Φ2
. (1)
The variances of the injected noise charge Q2n
∣∣
Φ1
and Q2n
∣∣
Φ2
are calculated in each phase from the variances of the voltages
V 2nC1
∣∣
Φ1
and V 2nC1
∣∣
Φ2
as
Q2n
∣∣
Φ1
= C21 · V 2nC1
∣∣
Φ1
and Q2n
∣∣
Φ2
= C21 · V 2nC1
∣∣
Φ2
. (2)
This noise charge Qn is eventually shared with other
capacitors connected in parallel to C and then part of it is
then propagating from the virtual ground where it was injected
towards the filter output, resulting in a noise voltage at the
output. The noise voltage variance at the filter output can
be evaluated by first calculating the sampled-data z-transfer
function from the noise charge injected at the virtual ground
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(a) Equivalent linear schematic of the integrator of Fig. 1.
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(b) Simplified equivalent linear schematic.
Fig. 2: Equivalent schematics of the SC circuit of Fig. 1 [5].
to the output using the technique described in [5], [6]. This
technique is general but quite cumbersome and we will show
below that in some simple cases, it can also be calculated
directly in the time domain using recursive relations.
According to (2), in order to calculate the noise charge
variances, we need to compute the noise voltage variances
across all the switched capacitors connected to the virtual
ground of the integrator. This can be done by calculating the
PSD of the noise voltage across the switched capacitors during
each phase and integrating it over frequency. Obtaining these
PSD requires to first derive the transfer functions from the
noise sources (switches and OTAs) to the voltage across the
switched capacitors. The noise voltage variances are finally
obtained by integrating the PSD over frequency. All this
process is actually a quite fastidious task. Alternatively, we can
check whether the extended Bode theorem presented in Part I
of this article may eventually be used to this purpose. Contrary
to the SC amplifier and track & hold circuits discussed in
Part I, in the case of SC filters, the voltage at the virtual
ground of the OTA shown in Fig. 1 does not only depend
on the output voltage Vout but also on the voltages V1 and V2.
In order to calculate the effective virtual ground voltage
V , the integrator shown in Fig. 1, can be modelled by
the equivalent linear circuit shown in Fig. 2a. The switches
are replaced by their on-conductance Gon in parallel with
their thermal noise current source having a PSD 4kBTGon.
The OTA is modelled by a voltage-controlled current source
(VCCS) in parallel with its thermal noise current source having
a PSD given by 4kBTγGm where γ is the OTA noise excess
factor defined as γ , Gm ·Rnth where Rnth is the OTA input-
referred thermal noise resistance. From the circuit of Fig. 2a,
the voltage V at the virtual ground node can be expressed as
V = β1(ω) · V1 + β2(ω) · V2 + hfb(ω) · Vout. (3)
Assuming that the switch conductance Gon is very large
(more precisely that Gon  4C1(C + C2)/T ), the transfer
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(c) Equivalent circuit used for the calculation
of C0(kl): all switches that are closed during
the clock phase in consideration are replaced
by short-circuits and all OTAs of the SC
circuit have their output shorted to ground.
Fig. 3: Capacitances calculation for the extended Bode theorem [5].
functions β1(ω), β2(ω) and the feedback voltage gain hfb(ω)
can be assumed frequency-independent and are given by
β1 =
C1
C + C1 + C2
∼= C1
C
, (4a)
β2 =
C2
C + C1 + C2
∼= C2
C
, (4b)
hfb =
C
C + C1 + C2
∼= 1, (4c)
where the approximations account for the fact that in SC
filters, contrary to the cases of the SC amplifier and track
& hold circuits analyzed in Part I, the integrator feedback ca-
pacitance C is usually much larger than the switched and non-
switched capacitances C1 and C2 (C1, C2  C). Additionally,
capacitors C1 and C2 connected to the virtual ground, have
their other node connected either to the ground or to the output
of another OTA. Hence, voltages V1, V2 and Vout in (3) are of
the same order of magnitude and ultimately bounded by the
supply voltage VDD. Under the above assumptions, the two
first terms in (3) can be neglected and (3) can be approximated
by
V ∼= hfb · Vout. (5)
Using (5), the VCCS can now be replaced by a conductance
of value hfb · Gm leading to the equivalent circuit shown in
Fig. 2b. As in Part I, the latter circuit can be considered as
a passive RC network and the extended Bode theorem can
be used. The equation to calculate the thermal noise voltage
variance between any node k and l of the SC filter is recalled
here because it is central to the calculation method
V 2n(kl) = kBT ·
[
1
C∞(kl)
+
γ/hfb − 1
C ′∞(kl)
− γ/hfb
C0(kl)
]
. (6)
Eq. (6) only requires the evaluation of the three capacitances
C∞(kl), C ′∞(kl) and C0(kl). The latter can easily be calculated
by inspection of the three equivalent circuits depicted in Fig. 3
which are each composed only of capacitors. The extended
Bode theorem will now be illustrated and validated by transient
noise simulations for various SC filters in the next Section.
III. PRACTICAL EXAMPLES OF THERMAL NOISE
ESTIMATION IN SC FILTERS
SC filters operate periodically and each period corresponds
to a succession of phases and, in each phase, the circuit corre-
sponds to a continuous-time passive or OTA-based capacitive
circuit. Hence, the variance of the noise charge held in each
capacitor of the SC filter at the end of each phase can be
estimated using either the original Bode theorem for passive
circuits or the extended Bode theorem presented in the pre-
vious Section for OTA-based active SC filters. These thermal
noise charges generated in different phases are uncorrelated
in time. Thus, the total noise charge held on a capacitor C
after one switching period can be expressed as the sum of
the noise charges generated in each phase. Unlike the SC
amplifier and track & hold examples presented in Part I, where
the capacitors are reset between two successive periods, in SC
filters the capacitors (particularly the integrating capacitor) are
not always reset. A recursive relation can then be established
between the noise variance at the end of the present switching
period and the previous ones.
For all the SC filters analyzed in this Section, it is assumed
that the circuit operates with two non-overlapping phases Φ1
and Φ2 which allows for the switches to be represented by
toggle switches. It is also assumed that the OTAs have infinite
voltage gain, have no offset, are linear, don’t show any slew-
rate and can therefore be represented by simple VCCS. It is
also assumed that the time constants related to the switches
are much smaller than half a period (RonC  T/2) and that
the OTA output node fully settles within each phase. This
requires the settling time tset = Ceq/Gm to be much smaller
than half the sampling period Ts/2 where Ceq = Cout/β and
Cout = CL + (1−β)C2 is the effective load capacitance with
β = C2/(C1 + C2 + Cin) the feedback gain.
The validation of the thermal noise estimation method is
performed by transient noise simulation using the ELDO c©
simulator [4]. The transient noise simulation technique is close
to the physical noise behavior taking place in SC circuits and is
quite easy to set up. It is also the most suitable for verifying the
noise behavior through the phases and switching periods for
the different simulated filters. The transient noise simulations
are performed using ideal components, in particular the OTAs
are modelled by simple VCCS with a thermal noise current
source at the output having a PSD 4kBTγGm. In order to
obtain reliable results, the simulator noise bandwidth is set to
be higher than the maximum pole of all the transfer functions
seen by any noise source in the circuit during any phase.
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The validation starts with the passive first-order LP filter
which noise voltage variances in each phase can actually be
calculated by means of the original Bode theorem since it
is a passive circuit. The second example is the basic stray-
insensitive SC integrator which is the main building block for
implementing higher order SC filters. Finally, the first-order
active LP filter is analyzed.
A. Passive First-order LP Filter
Vin
S2
Vout
S1
CαC
(a) Phase Φ1.
S1 S2Vin Vout
CαC
(b) Phase Φ2.
Fig. 4: Passive SC first-order LP filter.
Fig. 4 shows the schematic of a passive first-order LP filter
where the SC αC plays the role of the resistance of a simple
first-order LP RC filter. The circuit is operated periodically in
two phases. During phase Φ1, the input voltage is sampled on
capacitor αC, while the voltage across C is read out. During
phase Φ2, the charge sampled on αC is then added to the
charge already existing on C and the total charge on αC
and C is then shared between αC and C. The accumulation
and averaging of charge occurring during phase Φ2 translates
into a recursive relation between the output and input voltages
resulting in a transfer function in the z-domain given by
H(z) =
αz−1
1 + α− z−1 . (7)
For frequencies much smaller than the sampling frequency,
this circuit operates as a first-order LP filter with a cutoff
frequency given by
fc =
α
1 + α
· fs
2pi
, (8)
where fs is the sampling frequency.
The calculation of the output noise voltage variance is
detailed below. During phase Φ1, the noise generated by the
input switch S1 is first sampled on capacitor αC. The noise
voltage variance across capacitor αC during phase Φ1 can
be calculated by applying the Bode theorem as explained in
Part I with the capacitances C∞ and C0 shown in Fig. 5 and
resulting in
V 2nαC
∣∣
Φ1
= kBT ·
[
1
αC
− 0
]
=
kBT
αC
. (9)
The noise charge frozen on capacitor αC at the end of phase
Φ1 can hence be expressed as
Q2nαC
∣∣
Φ1
= kBT · αC. (10)
This charge QnαC |Φ1 is then shared between capacitors αC
and C during phase Φ2. At the end of phase Φ2, after the
switch S2 has opened, only a fraction 1/(1 +α) of the charge
QnαC |Φ1 will remain on capacitor C. Hence the variance of
the noise charge generated during phase Φ1 and remaining on
capacitor C at the end of phase Φ2 is given by
Q2nC
∣∣
Φ1
= kBT · αC ·
(
1
1 + α
)2
=
kBT · αC
(1 + α)2
. (11)
To this charge generated during phase Φ1 and left on C
during phase Φ2 adds the charge sampled on C at the end of
phase Φ2 due to the noise generated by the switch S2. This
noise charge can be calculated directly using the Bode theorem
with the capacitances C∞ and C0 shown in Fig. 6 for phase
Φ2 resulting in
V 2nC
∣∣
Φ2
= kBT ·
[
1
C
− 1
C + αC
]
=
kBT
C
· α
1 + α
. (12)
The corresponding noise charge sampled at the end of phase
Φ2 on capacitor C and due to the noise generated by switch
S2 simplifies to
Q2nC
∣∣
Φ2
= kBT · C · α
1 + α
. (13)
The variance of the total noise charge injected on C at the
end of phase Φ2 due to the noise generated during phase Φ1
and phase Φ2 is then given by
Q2n = Q
2
nC
∣∣
Φ1
+ Q2nC
∣∣
Φ2
= kBT · αC · 2 + α
(1 + α)2
. (14)
Capacitor C is not reset between two consecutive periods.
Hence, the noise charge Qn generated during the two phases
of a current period, which variance is calculated above, adds
to the noise charge already held on capacitor C and originated
during the previous switching periods. Let QnC(n) be the
noise charge held on capacitor C at the end of the nth
switching period. The latter charge is held on C during phase
Φ1 of the next switching period n+1 and then shared between
αC and C at the beginning of phase Φ2. When switch S2
opens at the end of phase Φ2, a fraction 1/(1 + α) of this
charge will remain on C. The variance of the total noise charge
sampled in C at the end of the (n+1)th switching period can
then be expressed as
Q2nC(n+ 1) =
Q2nC(n)
(1 + α)2
+Q2n. (15)
Since (15) is a recursive relation, the noise charge variance
at the end of the nth period can be expressed as
Q2nC(n) = kBT · C ·
[
1−
(
1
1 + α
)2n]
. (16)
After several switching periods, depending on the capacitors
ratio, the second term in (16) tends to unity and the noise
voltage variance seen across C converges to
V 2nC =
kBT
C
. (17)
This result might seem trivial since it actually corresponds to
the variance of the noise voltage of the equivalent continuous-
time first-order LP RC filter! However, the continuous-time
equivalent circuit of SC circuits does not always provide the
correct thermal noise variance.
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(a) Equivalent passive SCLPF circuit during
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Fig. 5: Equivalent circuit schematics for noise variance calculation in phase Φ1.
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(a) Equivalent passive SCLPF circuit during
phase Φ2.
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(c) C0(C) = αC + C
Fig. 6: Equivalent circuit schematics for noise variance calculation in phase Φ2.
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Fig. 7: Simulated transient noise output RMS voltage
compared to calculated for a passive SCLPF for two
different values of capacitances.
In order to validate the above noise estimation, the circuit
is simulated with capacitors αC = C = 5 pF , as shown
in Fig. 7a. The output noise is calculated for the readout
phase (Φ1) when the output is floating and before the injection
(Φ2), hence the calculated value remains constant for the
entire period. The value of the capacitors chosen leads to
a rapid convergence, it only takes 3 periods. The transient
noise simulation validates the noise estimation method for
each period of sampling and confirms than the noise increases
through the periods and converges to a constant value as
predicted by the calculation based on the presented noise
estimation method.
Fig. 7b shows a simulation with a different capacitance
ratio α chosen for a slower convergence in order to validate
the noise convergence in detail. The recursive relation and
the convergence of the output noise is confirmed by the
perfect match of the simulated and calculated results. These
calculations also agree with the results presented in [7].
B. The Integrator
Gm
S2 VoutS1Vin Cin
CL
C
αC
(a) Phase Φ1.
Gm
S2 VoutS1Vin Cin
CL
C
αC
(b) Phase Φ2.
Fig. 8: Stray-insensitive non-inverting SC integrator [1].
Fig. 8 shows the implementation of a non-inverting stray-
insensitive SC integrator [1] where α is the ratio between the
sampling capacitance αC and the integrating capacitance C.
Each switching period of the SC integrator is composed of two
non-overlapping phases. A charge is sampled on capacitor αC
at the end of phase Φ1 while the integrator output voltage is
read by the next stage. This charge is then transferred to C
during phase Φ2 and adds to the charge already held on C
from the previous period. The transfer function of this stage
in the z-domain is given by [1]
H(z) =
α
1− z−1 . (18)
The goal is to calculate the variance of the thermal noise
voltage at the output. During phase Φ1, the only capacitor
sampling a noise charge is αC, since the other capacitances
are holding their charge sampled in the previous period (except
for the part that comes from the direct noise which will be
accounted for when calculating the noise during phase Φ2).
The noise voltage variance across capacitor αC during phase
Φ1 is calculated using the extended Bode theorem (6) with the
help of the schematics shown in Fig. 9 for the calculation of
capacitances C∞, C ′∞ and C0. Since the OTA is completely
disconnected from the sampling capacitor αC during phase
6 PART II: SC FILTERS
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(a) Equivalent SC integrator
circuit during phase Φ1.
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Fig. 9: Equivalent circuit schematics for noise variance calculation in phase Φ1.
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circuit during phase Φ2.
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(d) C0(αC) = αC + Cin + C.
Fig. 10: Equivalent circuit schematics for noise variance calculation in phase Φ2.
Φ1, it does not contribute to the noise sampled on capacitor
αC at the end of phase Φ1. This is consistent with the values
of the capacitances C ′∞(αC) =∞ and C0(αC) =∞ extracted
from the circuits of Fig. 9 which make the second and third
terms of (6) due to the OTA zero. The variance of the noise
voltage sampled on capacitor αC at the end of phase Φ1 is
then simply given by
V 2nαC
∣∣
Φ1
= kBT ·
[
1
αC
+ 0− 0
]
=
kBT
αC
. (19)
The corresponding noise charge sampled at the end of phase
Φ1 and transferred to capacitor C during phase Φ2 is given
by
Q2n
∣∣
Φ1
= kBT · αC. (20)
At the end of phase Φ2, because of the noise coming
from the switches S1 and S2 and from the OTA, not all the
charge sampled on αC are transferred to C and some will
remain on αC after the opening of switch S2 leading to a
random charge “deficit” on C. The latter can be modelled
by the charge Qn|Φ2 which is equal to the charge sampled
on αC at the end of phase Φ2. The variance of this charge
can be calculated from the variance of the voltage across
αC during phase Φ2 which can be estimated by applying the
extended Bode theorem (6) to capacitor αC during phase Φ2.
Capacitances C∞(αC), C ′∞(αC) and C0(αC) together with the
feedback gain hfb during phase Φ2 are calculated with the
help of the schematics shown in Fig. 10. The noise voltage
variance across αC during phase Φ2 is derived in details in
Appendix V-A. Assuming that αC  C and Cin  C (i.e.
α 1 and αin  1), leads to
V 2nαC
∣∣
Φ2
∼= kBT
αC
· αL + αin + γ · α
αL + α+ αin
, (21)
where αin , Cin/C and αL , CL/C. The corresponding
variance of the noise charge sampled on αC at the end of
phase Φ2 is then given by
Q2n
∣∣
Φ2
= kBT · αC · αL + αin + γ · α
αL + α+ αin
. (22)
Both noise charges Q2n
∣∣
Φ1
and Q2n
∣∣
Φ2
add to the charge
already held on capacitor C. This noise charge injection on
C can be modeled by the charge injector defined by (1) and
given by
Q2n = kBT · αC ·
(
1 +
αL + αin + γ · α
αL + α+ αin
)
. (23)
To evaluate the output noise voltage variance, let’s first
consider Q2nC(n) as the variance of the noise charge stored on
capacitor C at the end of the nth switching period. The noise
charge variances Q2n calculated above will add to Q
2
nC(n) so
that the total noise charge held on capacitor C at the end of
the (n+ 1)th switching period is given by
Q2nC(n+ 1) = Q
2
nC(n) +Q
2
n. (24)
Eq. (24) shows that the sampled noise charge at the nth period
is not shared with any other capacitor and is entirely added
at the (n + 1)th period to the noise charge already held on
C. Therefore the resulting sampled noise charge is the noise
generated during a single period multiplied by the number
of switching periods n. The variance of the total noise charge
cumulated on C after n switching periods, assuming Q2nC(n =
0) = 0, is then simply given by n ·Q2n resulting in
Q2nC(n) = n · kBT · αC ·
(
1 +
αL + αin + γ · α
αL + α+ αin
)
. (25)
The corresponding variance of the noise voltage at the OTA
output after n switching periods is then given by
V 2n,sampled(n) = n ·
kBT · α
C
·
(
1 +
αL + αin + γ · α
αL + α+ αin
)
.
(26)
As expected for an integrator, (26) shows that the out-
put noise voltage variance increases proportionally with the
switching periods n, which is typical of a Wiener process [8].
Eq. (26) does not account for the direct noise at the output
of the OTA which would be sampled by the next stage at
the end of phase Φ1. The latter adds to the sampled noise
given by (26). It can be calculated by applying the extended
Bode theorem (6) applied on the load capacitor CL during the
readout phase Φ1. The derivation is detailed in Appendix V-B.
Assuming again that α 1 and αin  1, it results in
V 2n,direct
∣∣
Φ1
∼= γ · kBT
CL + Cin
. (27)
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Fig. 11: OTA-based SC integrator output RMS noise voltage
simulated by transient noise and compared to the voltage
calculated from (28) for a sampling frequency
fs = 44.4 kHz, α = 0.1, C = CL = 5 pF and Cin = 20 fF .
Finally the total output noise voltage variance during the
readout phase Φ1 is given by
V 2nout(n) =n ·
kBT · α
C
·
(
1 +
αL + αin + γ · α
αL + α+ αin
)
+
γ · kBT
CL + Cin
.
(28)
Eq. (28) has been verified using transient noise simulations.
Fig. 11a shows the transient simulation of the output RMS
noise voltage in the case of a noiseless OTA (i.e. γ = 0)
compared to the calculated noise voltage using (28). Note that
the calculated noise corresponds to the simulated noise for
the readout phase Φ1 during which the output voltage remains
constant since the OTA does not generate any direct noise
during this phase when γ is set to zero.
Fig. 11b presents the simulation for an OTA with a noise ex-
cess factor γ = 2 generating the additional direct noise during
the readout phase Φ1 having an RMS value of 40.7 µVrms.
Both simulations show the increase of the output RMS noise
voltage following a
√
n law. Fig. 11 shows that the simulations
precisely match the RMS output noise voltage calculated from
(28). The excellent fit between the calculated and simulated
noise confirms the effectiveness of the proposed noise calcu-
lation method.
C. Active First-order LP Filter Based on OTA
The active SC LP filter is implemented using an OTA as
shown in Fig. 12. The input signal is sampled by capacitor
C1 during phase Φ1 while capacitor C2 is discharged and
capacitor C holds the charge transferred during the previous
period. The charge sampled on C1 at the end of phase Φ1 is
Gm
S2
S3
Vout
C1
C2
S1
Vin
C
CL
Cin
(a) Phase Φ1
Gm
S2
S3
Vout
C1
C2
S1
Vin
C
CL
Cin
(b) Phase Φ2
Fig. 12: OTA-based SC first-order low-pass filter.
then transferred to C2 and C during phase Φ2. The transfer
function of this filter in the z domain is given by
H(z) =
α1 · z−1
1 + α2 − z−1 , (29)
where α1 = C1/C and α2 = C2/C. Usually α1 and α2 are
much smaller than unity to set the cut-off frequency at a much
smaller value than the sampling frequency. In order to further
simplify the calculations, the ratios can be assumed equal and
much smaller than unity, α1 = α2 = α  1. For frequencies
much smaller than the sampling frequency, this circuit operates
as first-order LP filter with a cutoff frequency given by
fc =
α
2pi
· fs, (30)
where fs is the sampling frequency.
In this example, the readout of the output voltage is per-
formed at the end of phase Φ1. Therefore, the output noise is
composed of the noise sampled on the integrating capacitor
C at the end of phase Φ2 of the previous switching period
and held over to phase Φ1 of the next switching period, and
the direct output noise sampled on CL at the end of phase Φ1
and originating from the OTA during this readout phase Φ1.
Hence, the noise calculation starts with the evaluation of the
total noise sampled on the integrating capacitor C and coming
from phase Φ1 and phase Φ2, and follows with the estimation
of the direct noise sampled at the end of phase Φ1.
At the end of phase Φ1, capacitors C1 and C2 sample a
noise charge generated by switches S1, S2 and S3. The sum
of these noise charges is then injected into the virtual ground
and transferred to the feedback capacitors C and C2 during
the charge transfer phase Φ2. The noise voltage variances
across capacitors C1 and C2 during phase Φ1 can be calculated
applying the extended Bode theorem (6) with the use of the
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(a) Equivalent circuit of the
first-order OTA-based SC LP
filter during phase Φ1.
C1
C2 C
CLCin
(b) C∞(C1) = C1
C∞(C2) = C2
C∞(CL) = CL.
C1
C2 C
CLCin
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Fig. 13: Equivalent circuit schematics for the calculation of the noise voltage variances of the first-order LP filter in phase Φ1.
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(a) Equivalent circuit of the
first-order OTA-based SC LP
filter during phase Φ2.
C1
C2
C
CLCin
(b) C∞(C) = C
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C
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(c) C′∞(C) = C + C2 +
C1CL
C1+CL
C1
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C
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(d) C0(C) = C + C1 + C2
Fig. 14: Equivalent circuit schematics for the calculation of the noise voltage variances of the first-order LP filter in phase Φ2.
schematics shown in Fig. 13 resulting in
V 2nC1
∣∣
Φ1
= kBT ·
[
1
C1
+ 0− 0
]
=
kBT
C1
=
kBT
αC
, (31a)
V 2nC2
∣∣
Φ1
= kBT ·
[
1
C2
+ 0− 0
]
=
kBT
C2
=
kBT
αC
. (31b)
The corresponding noise charge sampled during phase Φ1
and injected into the virtual ground during phase Φ2 is given
by
Q2n
∣∣
Φ1
= C21 · V 2nC1
∣∣
Φ1
+C22 · V 2nC2
∣∣
Φ1
= kBT · 2αC. (32)
This noise charge Qn|Φ1 is then shared by the parallel
capacitors C and C2 during phase Φ2. Consequently, only a
fraction C/(C + C2) = 1/(1 + α) of this charge will remain
on capacitor C after the end of phase Φ2 when capacitor C2 is
disconnected from C. Hence, the variance of the noise charge
generated during phase Φ1 and remaining on C after the end
of phase Φ2 is given by
Q2nC
∣∣
Φ1
=
(
C
C + C2
)2
· Q2n
∣∣
Φ1
= kBT ·C · βsw|Φ1 , (33)
where βsw|Φ1 = 2α/(1 + α)2.
The noise charge that is injected into the virtual ground at
the end of phase Φ2 actually corresponds to the noise charge
QnC |Φ2 that is sampled on the integrating capacitor C when
capacitors C1 and C2 are disconnected from the virtual ground
and the output node, respectively. The variance of this noise
charge is calculated from the variance of the noise voltage
across capacitor C at the end of phase Φ2 due to the noise of
the switches and OTA generated during phase Φ2. The latter is
derived using the extended Bode theorem (6) in Appendix V-C.
It can be written separating the contributions of the switches
and OTA as
V 2nC
∣∣
Φ2
=
kBT
C
· (γ · βota|Φ2 + βsw|Φ2) , (34)
where βota|Φ2 and βsw|Φ2 are given by (55) and (54),
respectively. For α  1 and αin , Cin/C  1, βota|Φ2
and βsw|Φ2 reduce to
βota|Φ2 ∼=
(α+ αin)
2
αL + α+ αin
, (35a)
βsw|Φ2 ∼= α ·
(
1 +
α2L
(αL + αin)(αL + α+ αin)
)
, (35b)
with αL , CL/C. The corresponding noise charge variance
sampled and remaining on C at the end of phase Φ2 (ignoring
the noise charge coming from phase Φ1) is expressed as
Q2nC
∣∣
Φ2
= kBT · C ·
(
γ · βota|Φ2 + βsw|Φ2
)
. (36)
The variance of the total noise charge injected into capacitor
C at the end of phase Φ2 due to the noise generated during
phases Φ1 and Φ2 is then given by
Q2n = Q
2
nC
∣∣
Φ1
+ Q2nC
∣∣
Φ2
= kBT · C · (γ · βota + βsw) .
(37)
where
βota = βota|Φ2 , (38a)
βsw = βsw|Φ1 + βsw|Φ2 . (38b)
Similarly to the passive first-order SC filter discussed above,
capacitor C is not reset and will cumulate part of this injected
noise charge. During the n + 1 switching period, the noise
charge Qn, which variance is calculated above, will add to
the noise charge QnC(n) already present on capacitor C at the
end of the switching period n. The charge QnC(n) is shared
between capacitors C2 and C during phase Φ2 of the switching
period n+1, and when capacitor C2 is disconnected from C at
the end of phase Φ2, only a fraction C/(C+C2) = 1/(1+α)
of this charge will remain on C. The variance of the total noise
charge sampled on C at the end of the (n + 1)th switching
period can therefore be expressed as
Q2nC(n+ 1) =
Q2nC(n)
(1 + α)2
+Q2n. (39)
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Eq. (39) corresponds to a recurrence equation similar to the
example of the passive SC LP filter. The variance of the noise
charge held on capacitor C at the nth switching period can
hence be expressed as
Q2nC(n) = Q
2
nC∞ ·
[
1−
(
1
1 + α
)2n]
. (40)
where
Q2nC∞ = Q
2
n ·
(1 + α)2
α(2 + α)
∼= Q
2
n
2α
. (41)
After several switching periods the right term of (40) tends
to unity. Hence, the variance of the noise voltage sampled on
capacitor C tends to the value
V 2n,sampled =
kBT
C
· (γ · θota + θsw) , (42)
where θota = θota|Φ2 and θsw = θsw|Φ1 + θsw|Φ2 with
θota|Φ2 , θsw|Φ1 and θsw|Φ2 given by
θota|Φ2 =
(1 + α)2
α(2 + α)
· βota|Φ2 ∼=
βota|Φ2
2α
=
=
(α+ αin)
2
2α(αL + α+ αin)
,
(43a)
θsw|Φ1 =
(1 + α)2
α(2 + α)
· βsw|Φ1 ∼=
βsw|Φ1
2α
= 1, (43b)
θsw|Φ2 =
(1 + α)2
α(2 + α)
· βsw|Φ2 ∼=
βsw|Φ2
2α
=
=
1
2
·
[
1 +
α2L
(αL + αin)(αL + α+ αin)
]
.
(43c)
Since the output voltage is read (or sampled) at the end of
phase Φ1, the direct noise that appears at the OTA output
during this readout phase Φ1 adds to the sampled noise
(42). The variance of this direct output noise voltage can
also be calculated using the extended Bode theorem (6). The
derivation of capacitances C∞, C ′∞ and C0 can be done with
the help of the schematics of Fig. 13 but applied to the load
capacitor CL. The feedback gain hfb during phase Φ1 which
is also required in (6), is hfb = 1/(1+αin) ∼= 1. The variance
of the output voltage during phase Φ1 therefore reduces to
V 2n,direct =
γ · kBT
CL + Cin
=
kBT
C
· γ · θdirect, (44)
where θdirect , 1/(αL + αin).
The total output noise voltage variance is then simply given
by summing (42) and (44) resulting in
V 2n,out = V
2
n,direct + V
2
n,sampled =
=
kBT
C
· [γ · (θota + θdirect) + θsw] .
(45)
In case CL can be assumed to be much larger than αC and
Cin (i.e. αL  α and αL  αin), then θsw2 ∼= 1 and the
noise contribution of the OTA to the sampled noise can be
neglected (i.e. θota  1) and (45) reduces to
V 2n,out
∼= γ · kBT
CL
+
2kBT
C
. (46)
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Fig. 15: OTA-based SC first-order LP filter output RMS
noise voltage simulated by transient noise and compared to
the voltage calculated from (45) for different values of α, C,
CL and γ.
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βota|Φ2 =
(α+ αin)
2
(1 + α)(αL(1 + 2α+ αin) + (1 + α)(α+ αin))
, where αin ,
Cin
C
,αL ,
CL
C
. (54)
βsw|Φ2 =
α((αL + αin)(αL + α+ αin) + α
2
L)
(αL(1 + αin) + αin)(αL(1 + 2α+ αin) + (1 + α)(α+ αin))
, (55)
In order to validate the above results, the circuit is simulated
for different values of capacitors and noise excess factor.
Fig. 15a shows the transient behavior of the output RMS
noise for α = 0.1, C = CL = 5 pF , Cin = 10 fF and
a noiseless OTA (γ = 0) resulting in an output RMS noise
voltage Vn,out = 40.2µVrms at T = 300K. Note that the
simulated noise during phase Φ1 is constant because the direct
noise is not present in this phase when the OTA is considered
noiseless. The simulations in Figs. 15b and 15c take into
account the noise originated from the OTA with γ = 2 and
different values of the load capacitance. The simulations show
a direct noise but the value is not the same during both phases
because the continuous-time circuit for each phase is different.
The expression in (45) is the noise calculated during phase Φ1
and it is slightly higher than the noise during phase Φ2. This
can be specially observed in Fig. 15c due to the small load
capacitor which increases the direct noise during phase Φ2
compared to Φ1.
The excellent match between the transient noise simulations
and the results calculated from (45) and presented in Fig. 15
demonstrates the efficiency of the proposed noise estimation
method in accurately predicting the value of the noise variance
as well as how exactly the output noise converges to its steady-
state value.
In order to have a broader comparison, Fig. 16 shows the
calculated and simulated output RMS noise voltage versus the
OTA noise excess factor γ for different values of capacitors.
The noise RMS voltage calculated from (45) perfectly fits the
simulated noise validating the estimation method.
IV. CONCLUSION
The design of low-noise SC filters often comes at the
cost of higher power consumption. The optimization of SC
filters for achieving at the same time low-noise operation at
low-power therefore requires an accurate estimation of the
integrated noise at the filter output. In Part I of this paper, we
have shown how the original Bode theorem can be extended
to active SC circuits using OTAs with capacitive feedback.
This generalization allows the calculation of the thermal noise
voltage variance across each capacitor of the circuit by simple
inspection of several equivalent schematics made of capacitors
only, avoiding the evaluation of complex transfer functions and
cumbersome integrals. This Part II presents how the extended
Bode theorem can also be applied to SC filters built with
OTAs. It is illustrated by three examples, including a passive
first-order LP filter (which actually can be calculated with the
original Bode theorem), the basic stray-insensitive integrator
and finally an active first-order LP filter. The analytical results
obtained from the extend Bode theorem are successfully vali-
dated using transient noise simulations. The simulations results
are very close to the analytical expressions demonstrating the
effectiveness of the proposed method also for SC filters based
on OTAs.
V. APPENDIX
A. Integrator - Derivation of V 2nαC
∣∣
Φ2
The variance of the noise voltage across αC at the end of
phase Φ2 can be evaluated using the extended Bode theorem
(6) with the help of the schematics of Fig. 10 for the evaluation
of C∞, C ′∞ and C0 and of the feedback gain given by
hfb =
V
Vout
=
1
1 + α+ αin
, (47)
where αin , Cin/C. This leads to
V 2nαC
∣∣
Φ2
=
kBT
αC
· αL(1 + αin) + αin + γ · α
αL(1 + αin) + α+ αin
, (48)
where αL , CL/C. Usually αC and Cin can be considered
much smaller than C (i.e. α 1 and αin  1) leading to
V 2nαC
∣∣
Φ2
∼= kBT
αC
· αL + αin + γ · α
αL + α+ αin
. (49)
B. Integrator - Derivation of direct noise
The output noise voltage variance at the end of phase Φ1 due
to the direct noise can be calculated using the extended Bode
theorem (6) applied to capacitor CL. Using of the schematics
of Fig. 9 this results in
V 2nCL
∣∣
Φ1
=
γ · kBT
C
· (1 + α+ αin)(1 + αin)
αin + αL(1 + αin)
, (50)
which for α 1 and αin  1 reduces to
V 2nCL
∣∣
Φ1
∼= γ · kBT
CL + Cin
. (51)
C. OTA-based LP active filter - Derivation of V 2nC
∣∣
Φ2
The variance of the noise voltage across C at the end of
phase Φ2 can be calculated using the extended Bode theorem
(6). Capacitances C∞, C ′∞ and C0 are calculated with the help
of Fig. 14. Eq. (6) also requires the feedback gain hfb during
phase Φ2 which for C1 = C2 = αC is given by
hfb =
V
Vout
=
C + C2
C + C1 + C2 + Cin
=
1 + α
1 + 2α+ αin
. (52)
Applying the extended Bode theorem (6) and separating the
contribution of the OTA and the switches leads to
V 2nC
∣∣
Φ2
=
kBT
C
· (γ · βota|Φ2 + βsw|Φ2) , (53)
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where βota|Φ2 and βsw|Φ2 are given by (54) and (55),
respectively. For α  1 and αin  1, (54) and (55) reduce
to
βota|Φ2 ∼=
(α+ αin)
2
αL + α+ αin
, (56a)
βsw|Φ2 ∼= α ·
(
1 +
α2L
(αL + αin)(αL + α+ αin)
)
, (56b)
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